

Microkernel Construction I.11 – Small Address Spaces (Special Optimization for Untagged TLBs)


Lecture Summer Term 2017 Wednesday 15:45-17:15 R 131, 50.34 (INFO)

Jens Kehne | Marius Hillenbrand Operating Systems Group, Department of Computer Science















 Even when calling a thread with a very small TLB working set

- Thread A frequently calls thread B
- Working sets
 - Thread A: 4 different sets of 10 pages between B-calls
 - Thread B: always the same 5 pages



 Even when calling a thread with a very small TLB working set

- Thread A frequently calls thread B
- Working sets
 - Thread A: 4 different sets of 10 pages between B-calls
 - Thread B: always the same 5 pages


[cycles]

- 8 IPCs (w/o AS costs):1440
- 60 TLB misses: 900 ... 30000
- 8 TLB flushes: 400 ... 2000


Untagged TLB total: 2740 ... 33440

Tagged TLB






- Tagged TLB:
 - Associate Address-Space ID with translations
 - No flushing during AS switch
 - Not available for x86 address spaces (only with virtualization extensions)







 Even when calling a thread with a very small TLB working set

- Thread A frequently calls thread B
- Working sets
 - Thread A: 4 different sets of 10 pages between B-calls
 - Thread B: always the same 5 pages



- 8 IPCs (w/o AS costs):1440
- 60 TLB misses: 900 ... 30000
- 8 TLB flushes: 400 ... 2000

Untagged TLB total: 2740 ... 33440


Tagged TLB total: ≈ 1500





SMALL ADDRESS SPACES ON X86


How to emulate tagged TLBs?

7 05.07.2017 Jens Kehne | Marius Hillenbrand – Microkernel Construction, SS 2017











Α	X	Υ	Kcode, Kdata, Physmem
В			
С			




A	X	Υ	Kcode, Kdata, Physmem
В			
С			




A	Χ	Υ	Kcode, Kdata, Physmem
В	Х		
C			









Α	X	Υ	Kcode, Kdata, Physmem
В			
С			




















Source / Destination	Method	Source offset	Dest
large / large	temp mapping switch HwAS	0	kernel com area
large / small	direct - no HwAS switch -	0	dest AS base
small / small	direct - no HwAS switch -	source AS base	dest AS base
large / same	direct - no HwAS switch -	0	0



21 05.07.2017 Jens Kehne | Marius Hillenbrand – Microkernel Construction, SS 2017











Source / Destination	Method	Source offset	Dest
large / large	temp mapping switch HwAS	0	kernel com area
large / small	direct - no HwAS switch -	0	dest AS base
small / small	direct - no HwAS switch -	source AS base	dest AS base
large / same	direct - no HwAS switch -	0	0
small / same	direct - no HwAS switch -	source AS base	source AS base
small / large = Current HwAS	direct - no HwAS switch -	source AS base	0
			8






Source / Destination	Method	Source offset	Dest
large / large	temp mapping switch HwAS	0	kernel com area
large / small	direct - no HwAS switch -	0	dest AS base
small / small	direct - no HwAS switch -	source AS base	dest AS base
large / same	direct - no HwAS switch -	0	0
small / same	direct - no HwAS switch -	source AS base	Source AS base
small / large = Current HwAS	direct - no HwAS switch -	Source AS base	0
small / large ≠ Current HwAS	temp mapping switch HwAS	source AS base	kernel com area







Source / Destination	Method	Source offset	Dest
large / large	temp mapping switch HwAS	0	kernel com area
large / small	direct - no HwAS switch -	0	dest AS base
small / small	direct - no HwAS switch -	source AS base	dest AS base
large / same	direct - no HwAS switch -	0	0
small / same	direct - no HwAS switch -	source AS base	source AS base
small / large = Current HwAS	direct - no HwAS switch -	source AS base	0
small / large ≠ Current HwAS	temp mapping switch HwAS – or – first switch HwAS then direct	source AS base	kernel com area - or - 0



























Temporary Mapping Revisited







Evicting the Temporary Mapping Area

- We must evict the temp. mapping from the TLB when switching from ... to ...
- Depending on whether small spaces use the temp. mapping / or not at all


from \ to	small AS	Active large AS	Inactive large AS
small AS	Yes / No	Yes / No ¹	No / No
large AS	Yes / Yes ²	Yes	No

¹: assuming the temp. mapping is invalidated when switching to the small space

²: to prevent T3 from using T1's mapping area after T1 (large AS A) \rightarrow T2 (small AS B) \rightarrow T3 (large AS A), possible due to ¹


Temporary Mapping Revisited






Temporary Mapping Revisited





Thread Switching Revisited







- A sends to B, executes in HwAS B
 - A is preempted or PF in A
 - Thread switch from A to X

Thread Switching Revisited








- A sends to B, executes in HwAS B
 - A is preempted or PF in A
 - Thread switch from A to X
 - Switch back from X to A

Thread Switching Revisited






- A sends to **B**, executes in HwAS **B**
 - A is preempted or PF in A
 - Thread switch from A to X
 - Switch back from X to A

Thread Switching Revisited






- A sends to **B**, executes in HwAS **B**
 - A is preempted or PF in A
 - Thread switch from A to X
 - Switch back from X to A
- Preemption or PF resumes in A, but A now executes in HwAS X



38

Thread Switching Revisited A Solution






- A sends to **B**, executes in HwAS **B**
 - A is preempted or PF in A
 - Mark A "in partner space"

Thread Switching Revisited A Solution






- A sends to **B**, executes in HwAS **B**
 - A is preempted or PF in A

- Mark A "in partner space"
- Thread switch from **A** to **X**

Thread Switching Revisited A Solution





- A sends to **B**, executes in HwAS **B**
 - A is preempted or PF in A
 - Mark A "in partner space"
 - Thread switch from A to X
 - Switch back from X to A
 - Also switch HwAS to HwAS B



SMALL ADDRESS SPACES AND FAST SYSTEM CALLS

Getting around automatic segment register reloading

Cperating Systems Group Department of Computer Science

Fast System Calls

- Optimized instructions
 - sysenter/sysexit (Intel)
 - syscall/sysret (AMD)
- Faster than software interrupts
 - Can avoid certain checks
 - Unconditionally reload segment registers (page based protection)

	450 MHz PIII
Int / Iret	280
Sysenter / Sysexit	50



Fast System Calls

- Optimized instructions
 - sysenter/sysexit (Intel)
 - syscall/sysret (AMD)
- Faster than software interrupts
 - Can avoid certain checks
 - Unconditionally reload segment registers (page based protection)

Sysenter / Sysexit	50	140

450 MHz

PIII

280

Problematic for small spaces (segment based protection)

Int / Iret




1.5 GHz

P4

1600


Fast System Calls Automatic Segment Register Reloading






Fast System Calls Automatic Segment Register Reloading





Fast System Calls Automatic Segment Register Reloading






Ciperating Systems Group Department of Computer Science


Automatic Segment Register Reloading Solution – In-Kernel Trampoline





Automatic Segment Register Reloading Solution – In-Kernel Trampoline





Operating Systems Group Department of Computer Science

Automatic Segment Register Reloading **Solution – In-Kernel Trampoline** Application Kernel Kernel_entry: User_function: perform system call sysexit sysenter Ţ Trampoline: \$user_ds, %ss mov Iret What if %esp points to small space memory? Works since we set %ss before accessing stack.

